Reducing charge noise in quantum dots by using thin silicon quantum wells.
Ontology highlight
ABSTRACT: Charge noise in the host semiconductor degrades the performance of spin-qubits and poses an obstacle to control large quantum processors. However, it is challenging to engineer the heterogeneous material stack of gate-defined quantum dots to improve charge noise systematically. Here, we address the semiconductor-dielectric interface and the buried quantum well of a 28Si/SiGe heterostructure and show the connection between charge noise, measured locally in quantum dots, and global disorder in the host semiconductor, measured with macroscopic Hall bars. In 5 nm thick 28Si quantum wells, we find that improvements in the scattering properties and uniformity of the two-dimensional electron gas over a 100 mm wafer correspond to a significant reduction in charge noise, with
SUBMITTER: Paquelet Wuetz B
PROVIDER: S-EPMC10011559 | biostudies-literature | 2023 Mar
REPOSITORIES: biostudies-literature
ACCESS DATA