Soft-core processor integration based on different instruction set architectures and field programmable gate array custom datapath implementation.

ABSTRACT: One of the fundamental requirements of a real-time system (RTS) is the need to guarantee re-al-time determinism for critical tasks. Task execution rates, operating system (OS) overhead, and task context switching times are just a few of the parameters that can cause jitter and missed deadlines in RTS with soft schedulers. Control systems that are susceptible to jitter can be used in the control of HARD RTS as long as the cumulative value of periodicity deviation and worst-case response time is less than the response time required by that application. This artcle presents field-programmable gate array (FPGA) soft-core processors integration based on different instruction set architectures (ISA), custom central processing unit (CPU) datapath, dedicated hardware thread context, and hardware r

SUBMITTER: Zagan I 

PROVIDER: S-EPMC10280498 | biostudies-literature | 2023

REPOSITORIES: biostudies-literature